Abstract Software transactional memories (STM) are described in the literature with assumptions of sequentially consistent program execution and atomicity of high level operations like read, write, and abort. However, in a realistic setting, processors use relaxed memory models to optimize hardware performance. Moreover, the atomicity of operations depends on the underlying hardware. This paper presents the first approach to verify STMs under relaxed memory models with atomicity of 32 bit loads and stores, and read-modifywrite operations. We describe RML, a simple language for expressing concurrent programs. We develop a semantics of RML parametrized by a relaxed memory model. We then present our tool, FOIL, which takes as input the RML description of an STM algorithm restricted to two threads and two variables, and the description of a memory model, and automatically determines the locations of fences, which if inserted, ensure the correctness of the restricted STM algorithm under the given memory model. We use FOIL to verify DSTM, TL2, and McRT STM under the memory models of sequential consistency, total store order, partial store order, and relaxed memory order for two threads and two variables. Finally, we extend the verification results for DSTM and TL2 to an arbitrary number of threads and variables by manually proving that the structural properties of STMs are satisfied at the hardware level of atomicity under the considered relaxed memory models.
Introduction
Transactional memory (TM) has recently gained much interest due to the advent of multicore architectures. Inspired by how databases manage concurrency, TM was first introduced by Herlihy and Moss [23] in multi-processor design. Later Shavit and Touitou [38] introduced STM, a software-based variant of the concept. An STM allows to structure an application in terms of coarse-grained code blocks that appear to be executed atomically [23, 38] . An STM provides the illusion of sequentiality to a programmer and maximal flexibility to the underlying hardware. However, behind the apparent simplicity of the STM abstraction, lie challenging algorithms that seek to ensure transactional atomicity without restricting parallelism.
Various correctness criteria have been proposed for STM algorithms. One criterion, popular for its relevance to the STM designers, is opacity [22] . Opacity is motivated by the fact that in STMs, observing inconsistent state by even an aborted transaction can lead to unexpected side effects. Opacity builds upon strict serializability [31] , a correctness property used for database transactions. Strict serializability requires that the committed transactions appear to be executed in a serial order, consistent with the order of non-overlapping transactions. Opacity further requires that even aborted transactions appear to be executed in a serial order.
Previous attempts at formally verifying the correctness of STMs [8, 19, 20] with respect to different correctness criteria assumed that high-level transactional commands like start, read, write, commit, and abort execute atomically and in a sequentially consistent manner. Verification of an STM at this level of abstraction leaves much room for errors in a realistic setting. This is because the actual hardware on which STMs run supports a finer-grained degree of atomicity: in practice, the set of atomic instructions rather corresponds to load, store, and read-modify-write. Furthermore, compilers and processors assume relaxed memory models [1] and are notorious for playing tricks to optimize performance, e.g., by reversing the order of instructions to different addresses. Typically, STM designers use fences to ensure a strict ordering of memory operations. As fences hurt performance, STM designers want to use fences only when necessary for correctness.
To illustrate some of the issues, consider the code fragments of the commit and the read procedures of a typical timestamp-based STM like TL2 [11] in Fig. 1 . Assume that at the start of a transaction, t 1 and t 2 are set to the global timestamp ts. The commit procedure updates the timestamp ts before it updates the variables in the write set. The read procedure first reads the timestamp, followed by the read of the variable, followed by a second read of the timestamp. The read is successful only if the two timestamps are equal. A crucial question is, given the memory model, which fences are required to keep the STM correct. On a memory model like sequential consistency [26] or total store order [42] , the code fragment in Fig. 1 is correct without fences. On the other hand, on memory models that relax store order, like partial store order [42] , we need to add a store fence after the timestamp update in the commit procedure. For even more relaxed memory models that may swap independent loads, like relaxed memory order [42] , as well as the Java memory model [29] , we need more fences, namely, load fences in the read procedure. But the question is how many? Do we need to ensure that the read of v is between the two reads of ts, and thus put two fences? The answer is no. To ensure correctness, we just need one fence and guarantee that the second read of ts comes after the read of v.
Devising a verification technique to model check STM algorithms assuming relaxed memory models and hardware-level atomicity is challenging. A first challenge is to devise a precise and unified formalism in which the STM implementations can be expressed. A second challenge is to cope with the non-determinism explosion. Not surprisingly, when compared to verifying an STM at a high-level atomic alphabet, the level of non-determinism to be dealt with at hardware-level atomicity under a relaxed memory model is much higher. For example, the implementation of DSTM [24] with 2 threads and 2 variables generates 1,000 states with a high-level atomic alphabet [19] and 1,200,000 states with a low-level one, even on a sequentially consistent memory model. A relaxed memory model further increases the state space.
This paper takes up the challenge of bridging the gap between STM descriptions in the literature and their real implementations on actual hardware. We start by presenting a formalism to express memory models as a function of hardware memory instructions, that is, loads and stores to 32 bit words. We describe various relaxed memory models, such as total store order (TSO), partial store order (PSO), and relaxed memory order (RMO) in our formalism. The reason for choosing these memory models is to capture different levels of relaxations allowed by different multiprocessors. Unlike earlier formalisms [8, 19] used for verification, our formalism can be used to express and check the correctness of STMs with both update semantics: direct (eager) and deferred (lazy). Then, we present a new language, RML (Relaxed Memory Language), with a hardware-level of atomicity, whose semantics is parametrized by various relaxed memory models. Then, we describe a new tool, FOIL (a fencing weapon), to verify the opacity of three different STM algorithms, DSTM, TL2, and McRT STM, under different memory models. We choose these STMs as they represent three different and important trends in STM design. DSTM is obstruction-free (does not use locks), TL2 is a lock-based STM with deferred-update semantics, and McRT STM is a lock-based STM with direct-update semantics. While we choose opacity as the correctness criterion, using FOIL we can also verify other correctness properties such as strict serializability that can be specified in our formalism. Our verification technique consists of two parts. First, we use our automated tool FOIL to verify the correctness of STM algorithms restricted to two threads and two variables. Then, we use manual proofs of the structural properties to extend the verification results to an arbitrary number of threads and variables.
FOIL proves the opacity of the considered STM algorithms under sequential consistency and TSO. As the original STM algorithms have no fences, FOIL generates counterexamples to opacity for the STMs under further relaxed memory models (PSO and RMO), and automatically inserts fences within the RML description of the STM algorithms which are required (depending upon the memory model) to ensure opacity. We observe that FOIL inserts fences in a pragmatic manner, as all fences it inserts match those in the manually optimized official implementations of the considered STMs. Our verification leads to an interesting observation that many STMs are sensitive to the order of loads and stores, but neither to the order of a store followed by a load, nor to store buffering. Thus, while two of the STM algorithms (TL2 and McRT-STM) we consider need fences for opacity under PSO and RMO, they are indeed opaque under TSO without any fences.
At last, we extend the proof of correctness of DSTM and TL2 for two threads and two variables to an arbitrary number of threads and variables. We build upon a set of structural properties of STMs [19] and manually prove that these structural properties are satisfied for DSTM and TL2 at the hardware level of atomicity under relaxed memory models. We cannot extend the verification results for McRT STM to an arbitrary number of threads and variables as McRT STM does not satisfy the structural properties.
Transactional programs
We first present a general formalism to express hardware memory instructions. Then, we present a simple language RML for expressing transactional programs. We then formalize memory models which describe the interaction between memory instructions. Then, we formalize the correctness property, opacity. We define TM specifications and build one for representing opacity.
Memory instructions
Let Addr be a set of memory addresses. Let Inst be the set of memory instructions that are executed atomically by the hardware. We define the set Inst as follows, where a ∈ Addr:
We use the cas a instruction as a generic read-modify-write instruction.
We introduce a high-level language, RML, to express STM algorithms with hardwarelevel atomicity on relaxed memory models. The key idea behind the design of RML is to have a semantics parametrized by the underlying memory model. To capture a relaxed memory model, RML defers a statement until the statement is forced to execute due to a fence, and RML reorders or eliminates deferred statements according to the memory model. We describe below the syntax and semantics of RML.
Syntax
To describe STM algorithms in RML, we use local and global integer-valued locations, which are either variables or arrays. We also have a set of array index variables. The syntax of RML is given in Fig. 2 . A memory statement (denoted by mem_stmt) in RML models an instruction that executes atomically on the hardware. It can, for instance, be a store or a load of a global variable. Moreover, the STM specific statements are denoted by tm_stmt, and fence statements are denoted by fence. Let S M be the set of memory statements, S tm be the set of STM specific statements, and S F be the set of fence statements in RML. Let P be the set of RML programs.
Transactional programs
Let V be a set of transactional variables. Let T be a set of threads. Let the set C of commands be ({read, write} × V ) ∪ {xend}. These commands correspond to a read or write of a transactional variable, and to a transaction end. Depending upon the underlying STM, the execution of these commands may correspond to a sequence of hardware memory instructions. For example, a read of a transactional variable may require to check the consistency We restrict ourselves to purely transactional code, that is, every operation is part of some transaction. We consider transactional programs as our basic sequential unit of computation. We express transactional programs as infinite binary trees on commands, which makes the representation independent of specific control flow statements, such as exceptions for handling aborts of transactions. For every command of a thread, we define two successor commands, one if the command is successfully executed, and another if the command fails due to an abort of the transaction. Note that this definition allows us to capture different retry mechanisms of STMs, e.g., retry the same transaction until it succeeds, or try another transaction after an abort. We use a set of transactional programs to define a multithreaded transactional program. A transactional program θ on V is an infinite binary tree θ : B * → C. A multithreaded transactional program prog = θ 1 . . . θ n on V is a tuple of transactional programs on V . Let Progs be the set of all multithreaded transactional programs.
STM correctness
An STM is characterized by the set of histories (sequences of memory instructions) the STM produces for a given transactional program. In order to reason about the correctness of STMs, the history must contain, apart from the sequence of memory instructions that capture the loads and stores to transactional variables in the program, the following information: (i) when transactions finish (captured with commit and abort instructions), (ii) when a read command finishes (captured with rfin instruction), and (iii) rollback of stores to transactional variables in V (captured with rollback a). The commit and abort instructions are needed to reason about the serialization of transactions. The rfin instruction is needed in formalizing opacity. For example, rfin allows to distinguish the point in time where a variable is loaded from the point where the value loaded is used. The rollback instruction is used in direct update STM to undo a store to a variable.
Histories
We defineÎnst = Inst V ∪ (rollback × V ) ∪ {rfin, commit, abort}, where Inst V ⊆ Inst is the set of memory instructions to the transactional variables V . There are two important things to note here. The instructions {rfin, commit, abort} have no physical representation in the memory instruction sequence, but are needed to punctuate transactional reads, writes, and ends in order to check correctness. The instruction rollback is physically a store instruction, but needs to be distinguished from a store in order to check correctness. Essentially, a rollback undoes the effect of a previous store instruction.
Let Op =Înst × T be the set of operations. A history h ∈ Op * is a finite sequence of operations. An STM takes as input a transactional program and, depending upon the memory model, produces a set of histories. Formally, a software transactional memory is a function Γ : Progs × M → 2 Op * . A correctness property π is a subset of Op * . It is natural to require that an STM is correct for all programs on a specific memory model. This is because an STM may be optimized for performance for a specific memory model, while it could be incorrect on weaker models. That is, different implementation versions may be designed for different memory models. An STM Γ is correct for a property π under a memory model M if for all programs prog ∈ Progs, we have Γ (prog, M) ⊆ π .
Given a history h ∈ Op * , we define the thread projection h| t of h on thread t ∈ T as the subsequence of h consisting of all operations op in h such that op ∈Înst ×{t}. is an abort. Otherwise, the transaction x is unfinished in h. We say that a load of a transaction variable by thread t is used in a history h if the load is immediately succeeded by an rfin statement in h| t . Given a history h, we define usedloads(h) as the longest subsequence of h such that all loads of transaction variables in usedloads(h) are used. Given a history h and two transactions x and y in h (possibly of different threads), we say that x precedes y in h, written as x < h y, if the last operation of x occurs before the first operation of y in h. A history h is sequential if for every pair x, y of transactions in h, either x < h y or y < h x.
Opacity
We consider opacity [22] as the correctness (safety) requirement of transactional memories. Opacity builds upon the property of strict serializability [31] , which requires that the order of conflicting operations from committing transactions is preserved, and the order of nonoverlapping transactions is preserved. Opacity, in addition to strict serializability, requires that even aborting transactions do not read inconsistent values. The motivation behind the stricter requirement for aborting transactions in opacity is that in STMs, inconsistent reads may have unexpected side effects, like infinite loops, or array bound violations. Most of the STMs [11, 24, 34] in the literature are designed to satisfy opacity. However, there do exist STMs that ensure just strict serializability (for example, a variant to McRT STM), and use exception handling to deal with inconsistent reads.
For the feasibility of the verification problem, we restrict the notion of opacity with two assumptions. We describe the assumptions and justify them below. Both assumptions restrict the scope of direct update STM allowed by our formalism. However, our assumptions do not restrict the deferred update STM.
Firstly, we assume that if a store of a transactional variable rolls back some time later, then the store should not be observed by a load and should not be overwritten by another store. In other words, we assume that a direct update STM algorithm uses exclusive locks for the variables being written. If a STM does not satisfy this assumption, we cannot verify whether the STM is correct. Moreover, a rollback instruction does not precede a store instruction, as a rollback instruction undoes the effect of a store instruction. We enforce our assumption by defining a notion of well-formedness of histories. Given a transactional variable v, we define the variable projection h| v of a history h on v as the longest subsequence of loads, stores, rollbacks, and compare-and-swaps to the variable v.
We say that a store or a compare-and-swap instruction inst to variable v in transaction x is final in a history h if there does not exist a rollback instruction to v after inst in x.
We say that a history h is well-formed if for all transactions x, (i) if x consists of a rollback instruction inst to a variable v, then x consists of a store instruction to v before inst, (ii) if x is an aborted transaction, then x does not consist of any final stores, and (iii) a non-final store to some variable v in x in h| v is not immediately followed by a compare-and-swap, a used load, or a store to v. This assumption is valid as all direct update STM algorithms we know of rely on locking protocols.
Secondly, we consider a prefix closed subset of opacity as our correctness notion. The justification is that all prefixes of a history produced by a STM should be correct. For example, the history h
is not opaque by the standard definition of opacity. Now let h be suffixed by ((rollback, v 2 ), 1) ((rollback, v 1 ), 2) to get history h . We note that h is opaque, as all operations of thread 1 may precede all operations of thread 2. Note that the reason that opacity is not prefix closed are the rollback instructions. Intuitively, a rollback operation may remove conflicts from a conflict graph, and thus remove a cycle which might exist in a prefix of the history.
An operation op 1 = (inst 1 , t) of transaction x and an operation op 2 = (inst 2 , u) of transaction y (where x is different from y) conflict in a history h if -inst 1 is a load, a final compare-and-swap, or a final store instruction to some transactional variable v and inst 2 is a final store instruction to v in h -inst 1 and inst 2 are final store instructions to some transactional variable v A history h = op 0 . . . op m is strictly equivalent to a history h if (i) for every thread t ∈ T , we have h| t = h | t , and (ii) for every pair op i , op j of operations in h, if op i and op j conflict and i < j, then op i occurs before op j in h , and (iii) for every pair x, y of transactions in h, where x is a finished transaction, if x < h y, then it is not the case that y < h x. We define opacity as the set of histories h such that there exists a sequential history h , where h is strictly equivalent to usedloads(h). We specify correctness properties using transition systems called STM specifications [20] .
TM specifications
A TM specification is a 3-tuple Q, q init , δ , where Q is a set of states, q init is the initial state, and δ : Q × Op → Q is a transition function. A history op 0 . . . op m is a run of the TM specification if there exist states q 0 . . . q m+1 in Q such that q 0 = q init and for all i such that 0
The language L of a TM specification is the set of all runs of the TM specification. A TM specification Spec defines a correctness property π if L(Spec) = π . A TM specification for opacity at a coarse-grained alphabet of read, write, commit, and abort statements was developed [20] . To verify the STM algorithms at the hardware level of atomicity, we build a new TM specification for opacity with the alphabet Op.
TM Specifications for opacity
Developing a TM specification at the hardware level atomicity is challenging due to the following reasons:
-A commit may consist of multiple store instructions. As soon as a transaction stores, and some other transaction loads the value or overwrites the value, the first transaction cannot abort anymore. -There is a distinction between the point when a variable is read and when the read is declared as finished. Although a transaction reads an inconsistent value, the history may still be opaque. But, if a transaction finishes the read of an inconsistent value, the history is not opaque. -Stores may roll back in direct update systems. For example, if a transaction has rolled back its store, then it could appear as if the store was never performed.
We use our specification to automatically prove the correctness of STM for two threads and two variables. Later, we manually extend our proofs of correctness to an arbitrary number of threads and variables using structural properties of STM. Thus, we develop the TM specification for opacity for only two threads, which keeps the TM specification simple. We first develop a nondeterministic TM specification for opacity.
A nondeterministic TM specification
We define the nondeterministic TM specification for opacity Spec for two threads as the tuple Q, q init , δ . A state q ∈ Q is a 10-tuple Status, SerStatus, rs, ws, urs, prs, pws, wp, rp, serp , where Status : T → {finished, abortsure, commitsure} is the status, SerStatus : T → {true, false} is the serialization status, rs : T → 2 V is the read set, ws : T → 2 V is the write set, urs : T → {⊥} ∪ V is the unfinished read variable, prs : T → 2 V is the prohibited read set, pws : T → 2 V is the prohibited write set, wp : T → {true, false} is the write predecessor flag, rp : T → {true, false} is the read predecessor flag, and serp : T → {true, false} is the serialization predecessor flag for the threads. The initial state q init = Status 0 , SerStatus 0 , rs 0 , ws 0 , urs 0 , prs 0 , pws 0 , wp 0 , rp 0 , serp 0 , where Status 0 (t) = finished, SerStatus 0 (t) = false, urs 0 (t) =⊥, wp 0 (t) = rp 0 (t) = serp 0 (t) = false, and rs 0 (t) = ws 0 (t) = prs 0 (t) = pws 0 (t) = ∅ for both threads. The transition relation is obtained using Algorithm 1. The thread t refers to the thread taking the step, and the thread u refers to the other thread. Given a state q, the procedure ResetState(q, t) makes the following updates: (i) sets Status(t) to finished, (ii) sets
SerStatus(t) to false, (iii) sets urs(t) to ⊥, (iv) sets rs(t), ws(t), prs(t), and pws(t) to ∅, and (v) sets rp(t), wp(t), rp(u), wp(u)
, and serp(u) to false.
Construction
We describe the rules that govern the set of runs that are produced by the nondeterministic TM specification. Let r be a run of the TM specification Spec. Let x be the unfinished transaction of a thread, and let y be the unfinished transaction of the other thread in the run r. The nondeterministic TM specification ensures the following:
1. A variable v is in the prohibited write set of x if there is a committed transaction z in r such that z serializes after x and z has a final store or a finished read of v 2. A variable v is in the prohibited read set of x if there is a committed transaction z in r such that z serializes after x and z has a final store of v in r and x stores to v and later y loads v in r and op is a finish of the load of v by y 5. The status of x is abortsure in a run r = r · op if the status of x is not commitsure in r and one of the following holds: a. op is a store of a variable v by y and y serializes before x and x has an unused load of v in r b. op is a load of a variable v by x such that y stores to v in the run r and y serializes after x c. op is a rollback of v by y and x loads v after y stores to v in r d. op is a rollback of v by x and x stores to v in r e. op is a serialize of x and y is unserialized and there exists a variable v such that y stores to v and x loads v after y stores to v f. op is a load of a variable v by x and v is in the prohibited read set of x 6. The serialization predecessor serp of x is true in run r = r · op if:
a. the serialization predecessor of x is true in r and op is not a commit or an abort of transaction y b. op is a store of v by transaction x and y stores to v in r c. op is a store of v by x and y has a used load of v in r d. op is a store of v by x and the status of y is commitsure and y loads v e. op is a load of v by x and the status of x is commitsure in r and y stores to v in r f. op is a serialize of transaction y and the serialization status of x is false g. op is a finish of a read by transaction x and y stores to v in r, and later x loads v in r h. op is a finish of a read by transaction y and y loads v in r, and later x stores to v in r 7. The serialization predecessor of the transaction following x in the thread of x is true in a run r = r · op if op is a commit or abort of x and the serialization status of y is true 8. Given a run r produced by Spec and an operation op of transaction x, the run r = r · op is produced by Spec if the following hold: a. if the status of x is abortsure, then op is an abort, a rollback, or a serialize b. if op is a store of v, then x has no unused load in r and v is not in the prohibited write set of x c. if op is a rollback of v, then the status of x is not commitsure and x stores to v in r d. if op is a load of v, then x has no unused load in r e. if op is a load of v and v is in the prohibited read set of x, then status of x is not commitsure f. if op is a finish of a read, then there is an unused load by x and the status of x is not abortsure in r g. if op is a commit, then the serialization status of x is true and all loads by x in r are used h. if op is an abort, then there does not exist a variable v such that x stores to v and x does not rollback v in r i. if op is an abort, then the serialization status of x is true j. if op is a serialize, then the serialization status of x is false k. if the serialization predecessor of x is true, then the serialization predecessor of y is false in r Fig. 3 The operations inside ovals are disallowed by the TM specification for opacity. An arrow represents different possible positions for a command to occur in a given condition. We write s for store, l for load, c for commit, b for rollback, and f for rfin. We write the operation ((s, v), t) as (s, v) t . Thread t executes transaction x and thread u executes transaction y. For conditions C1-C5, the transaction y must serialize before x. For condition C6, the transaction x must serialize before y. For condition C3, y must commit in every extension of the run. For condition C4, x must commit in every extension of the run. Conditions C3a and C4a pertain to the nondeterministic TM specification for opacity without rollbacks, as described in the appendix
Using the above rules of construction, we now prove the correctness of the nondeterministic TM specification for opacity.
Correctness

Theorem 1 Given a history h on 2 threads and k variables, h is opaque if and only if h ∈ L(Spec).
Proof We say that a transaction x must serialize before a transaction y in a run r if one of the following holds: -x and y have final stores to a variable v and y stores to v after x stores to v -the serialize of x occurs before the serialize of y in r -x stores to v and y has a used load of v, where y loads v after x stores to v -x has a used load of v and y stores v, where x loads v before y stores to v Note that from rule 4, 8.c, and 8.h, a transaction x that stores to a variable v must commit in every extension of r if one of the following holds:
-there exists a transaction y such that y stores to v after x stores to v and before x rolls back -there exists a transaction y such that y loads v after x stores to v, and the read of v is finished by y -there exists a transaction y such that y must commit, and y loads v after x stores to v Note that for two unfinished transactions x, y in a run r, if y must serialize before x, then the serialization predecessor of x is true in r. Now, we note that the TM specification Spec for opacity gives the largest set R of runs such that for every run r produced by the TM specification, for every transaction x in r, the following conditions hold (conditions C1-C6 are graphically shown in Fig. 3 
):
C1. x does not store to a variable v if there exists a transaction y such that y must serialize after x and y stores to v and y does not rollback its store to v (from rules 1, 6.b, and 8.k) C2. x does not store to a variable v if there exists a transaction y such that y must serialize after x and y has a used load of v (from rules 1, 6.c, and 8.k) Let h be an opaque history on 2 threads and k variables. As h is opaque, there is a sequential history h s such that h s is strictly equivalent to h. Let the transactions in the sequential history h s be given by the sequence x 1 . . . x n of transactions. We claim that there exists a run r of the TM specification Spec such that h is the corresponding history of r. As h s is strictly equivalent to h, we know that for every pair x i , x j of transactions in h such that i < j, the following are not true: -x i loads v after a final store to v by x j , and x i finishes the read -x i is a committing transaction and x i loads v after a final store by x j to v -x i and x j have a final store to v and x i stores to v after x j stores to v -x i stores to v and x j loads v before the store to v, and the read of v is finished by x j These conditions are equivalent to the conditions C1-C6. Moreover, h is well-formed. This is equivalent to the conditions C9-C11. Thus, we know that there exists a run r of the TM specification Spec, where the order of serialization of transactions is the same as
Conversely, let r be a run produced by the nondeterministic TM specification Spec. Let h be the corresponding history to the run r. We know from conditions C7 and C8 that every transaction serializes at most once in the run, and every finished transaction serializes exactly once in the run. Let h s be a sequential history such that (i) a transaction x appears before a transaction y in h s if x must serialize before y in r, (ii) all other transactions appear in an arbitrary order later in r, and (iii) for all threads, the thread projection of h s is equivalent to the thread projection of h. The conditions C1-C6 guarantee that for every pair op i , op j of operations in h if op i and op j conflict and i < j, then op i occurs before op j in h s . Note that the order of serialization in r respects the real time order of the transactions in h, that is, if a transaction x finishes before a transaction y starts, then x serializes before y in r. Thus, h s is strictly equivalent to h. Hence, every history in L(Spec) is opaque. V is the read set, ws : T → 2 V is the write set, urs : T → {⊥} ∪ V is the unfinished read set, prs : T → 2 V is the prohibited read set, pws : T → 2 V is the prohibited write set, hp : T → {true, false} is the hidden predecessor (to due a transaction already committed) flag, wp : T → {true, false} is the write predecessor flag, rp : T → {true, false} is the read predecessor flag, and sp : T → {true, false} is the strong predecessor flag for the threads. The initial state q init = Status 0 , rs 0 , ws 0 , urs 0 , prs 0 , pws 0 , hp 0 , wp 0 , rp 0 , sp 0 , where Status 0 (t) = finished, urs 0 (t) =⊥, hp 0 (t) = wp 0 (t) = rp 0 (t) = sp 0 (t) = false, and rs 0 (t) = ws 0 (t) = prs 0 (t) = pws 0 (t) = ∅ for both threads. The transition relation of the deterministic TM specification is obtained using Algorithm 2. Given a state q, the procedure ResetState(q, t) makes the following updates: (i) sets Status(t) to finished, (ii) sets urs(t) to ⊥, (iii) sets rs(t), ws(t), prs(t), and pws(t) to ∅, (iv) sets 
prs(u) := prs(u) ∪ ws(t) ∪ prs(t) pws(u) := pws(u) ∪ ws(t) ∪ rs(t) ∪ pws(t) if sp(u) and sp(t) then return ⊥ ResetState(t) if op = (abort, t) then if ws(t) = ∅ then return ⊥ ResetState(t) return Status, rs, ws, urs, prs, pws, hp, wp, rp, sp hp(t), rp(t), wp(t), hp(u), rp(u), wp(u)
, and sp(u) to false. As in the nondeterministic TM specification, t refers to the thread taking the step, and u refers to the other thread.
Correctness We use an antichain based tool [10] to prove that for two threads and two variables, the language of the deterministic TM specification is equivalent to the language of the nondeterministic TM specification. The nondeterministic TM specification has 155,000 states, while the deterministic TM specification has 46,000 states. The execution time for checking equivalence of the two specifications using the antichain based tool [10] on an Opteron machine with 2.66 GHz processors and 16 GB RAM is around two hours. This high execution time is mostly due to the high memory consumption. The check consumes around 15 GB RAM, and thus most of the time is spent in swapping memory. The process execution time is around ten minutes.
The manual proof for the intuitive nondeterministic TM specification and the automated language equivalence check with the deterministic TM specification allow us to claim that the deterministic TM specification accepts exactly the set of opaque histories.
Memory models
A memory model is a function M : Inst × Inst → {N, E, Y}. For all instructions inst 1 , inst 2 ∈ Inst, when inst 1 is immediately followed by inst 2 , we have: (i) if M(inst 1 , inst 2 ) = N, then M imposes a strict order between inst 1 and inst 2 , (ii) if M(inst 1 , inst 2 ) = E, then M allows to eliminate the instruction inst 2 , and (iii) if M(inst 1 , inst 2 ) = Y, then M allows to reorder inst 1 and inst 2 . The case (ii) allows us to model store load forwarding using store buffers, and the case (iii) allows us to model reordering of instructions. Our formalism can capture many hardware memory models. But, our formalism cannot capture some common compiler optimizations like irrelevant read elimination, and thus disallows many software memory models (like the Java memory model [29] ). We specify different memory models in our framework. These memory models are chosen to illustrate different levels of relaxations generally provided by the hardware. Let M be the set of all memory models.
Sequential consistency Sequential consistency does not allow any pair of instructions to be reordered. Sequential consistency [26] is specified by the memory model M sc . We have
Total store order Total store order (TSO) relaxes the order of a store followed by a load to a different address. But, TSO enforces a strict order on the stores (and hence the name). TSO allows a load which follows a store to the same address to be eliminated. TSO [42] is given by the memory model M tso such that for all memory instructions inst 1 , inst 2 ∈ Inst, (i) if inst 1 = store a and inst 2 = load a such that a = a , then M tso (inst 1 
Partial store order Partial store order (PSO) is similar to TSO, but further relaxes the order of stores. PSO [42] is specified by M pso , such that for all memory instructions inst 1 , inst 2 ∈ Inst, (i) if inst 1 = store a and inst 2 ∈ { load a , store a , cas a } such that
Relaxed memory order Relaxed memory order (RMO) relaxes the order of instructions even more than PSO. RMO allows to reorder a load with a following load or a following store to a different address. RMO [42] is specified by M rmo , such that for all memory instructions inst 1 , inst 2 ∈ Inst, (i) if inst 1 ∈ { load a , store a , cas a } and inst 2 ∈ { load a , store a , cas a } such that a = a (note that a can be same as a),
Note that at the level of instruction streams, we do not capture control/data dependence. Rather, we allow RMO to reorder any pair of instructions.
Memory-model sensitive semantics
Intuitively, capturing a relaxed memory model requires us to defer statements across following statements, unless the memory model guarantees an ordering. So, RML maintains as part of the state, a queue of statements whose execution has been deferred. When a statement with a memory instruction is encountered, RML inserts the statement in the queue of deferred statements. However, the relaxations allowed by the memory model allow to insert the statement at multiple places in the queue. Thus, we obtain multiple transitions from the original state on a statement with a memory instruction, where each destination state differs only in the queue of deferred statements. When RML encounters a store (resp. load) fence, RML dequeues statements for execution, until the queue has no store (resp. load) instructions. We now formalize the semantics of RML.
Let G and L be the set of global and local addresses respectively. Let Idx ⊆ L be the set of local index addresses. Consider a particular thread t . Let σ : G ∪ L → N be a valuation of the global addresses, and the local addresses of thread t . Let Σ be the set of all valuations. Note that the syntax of RML is defined in a way that the value of an index variable idx may not depend on the queue of deferred statements. Given a global location g and a valuation σ , we write [[g]] σ ∈ G to denote the global address represented by g in valuation σ . Similarly, we write
to denote the local address (resp. local index address) represented by a local location l (resp. index variable idx) in valuation σ .
Let γ : S M × Σ → Inst ∪ {skip} be a mapping function for memory statements, that for a given memory statement and a valuation, gives the generated hardware instruction or the skip instruction if no hardware instruction is generated. For example, we have γ (g := e, σ ) = store [[g] ] σ in valuation σ , as the statement g := e causes a store to the global address represented by g in valuation σ . The statement rollback g := e is physically a store instruction, as a rollback undoes the effect of a previous store instruction. We define a local-variables function lvars such that given an expression e and a valuation σ , we have lvars(e, σ ) as the smallest set of local addresses in L such that if the location l (resp. index variable idx) appears in e, then the address lvars(e, σ ) ). We define a write-locals function lw :
L to obtain the written and read local addresses in a statement respectively. Table 1 gives the formal definitions of the functions γ , lw, and lr.
We now describe when two memory statements can be reordered in a given valuation under a given memory model. Let M be the set of all memory models. Let R :
Here, the first condition restricts reorderings to those allowed by the memory model, and the remaining conditions check for data dependence between the statements. To defer memory statements and execute them in all different ways as allowed by the relaxed memory model, we define a model-dependent enqueue function. This function takes as input the current valuation, the current sequence of deferred statements, a statement to defer, and a memory model, and produces the set of new possible sequences of deferred statements. We define the enqueue function Enq : 
Conditionals and loops
When an RML program reaches a condition or a loop, it requires the condition to be evaluated. RML first checks whether the local variables appearing in the condition are modified in any deferred statement in the queue. If this is not the case, the execution is governed by the following rules.
Index variable update As the value of an index variable does not depend on the deferred statements, it is straightforward to modify the valuation according to the variable update.
Fences When an RML program encounters a store (resp. load) fence, we ensure that there is no store or cas (resp. load or cas) instruction in the queue of deferred statements.
TM specific A commit and an abort instruction behave like store fences. This is to avoid instructions of two transactions from the same thread to interleave with each other. Moreover, an rfin instruction behaves like a load fence. This ensures that during the transactional read of a variable, the variable is loaded before the read is declared as finished.
Enqueue When RML encounters a memory instruction in the form of a load, store, compare-and-swap, or rollback instruction, RML enqueues the statement into the queue of deferred statements. Then, RML nondeterministically shuffles the statement in the queue according to the relaxations allowed by the underlying memory model M.
Dequeue A statement is executed by RML only under the circumstances that the value of the conditional variable depends on the contents on the queue, or RML reaches a store (resp. load) fence, and there is a store (resp. load) instruction in the queue. In this case, the first statement in the queue is dequeued, and the effect of the statement is made to the global and local variables as required. 
Example execution in RML
Consider the RML program shown in Fig. 4 . We discuss the operation of RML on this program under different memory models.
-Sequential consistency does not allow any reorderings. The example generates 247 states. 1 There are seven possible valuations for the tuple r1, r2, r3, r4 of variables: 1, 0, 2, 0 , 1, 0, 1, 0 , 1, 1, 2, 1 , 1, 1, 1, 1 , 1, 1, 1, 2 , 0, 1, 0, 1 , 0, 1, 0, 2 . -Total store order allows to reorder a store followed by a read of a different variable, and also allows to eliminate a read of a variable following a store to the same variable. The example generates 943 states. Apart from the valuations allowed in sequential consistency, TSO allows one more valuation for r1, r2, r3, r4 : 0, 0, 0, 0 .
-Partial store order further allows to reorder stores of different variables. The example generates 3382 states. Apart from the valuations allowed in TSO, PSO allows seven more valuation for r1, r2, r3, r4 : 1, 0, 0, 0 , 1, 1, 0, 1 , 1, 1, 0, 2 , 1, 1, 2, 0 , 1, 1, 1, 0 , 1, 1, 0, 0 , 0, 1, 0, 0 . -Relaxed memory order further allows to reorder loads and a load followed by a store to a different variable. The example generates 26596 states. Apart from the valuations allowed in PSO, RMO allows one more valuation: 1, 1, 2, 2 .
We indeed produce these outcomes using our automated tool FOIL which we present in the next chapter. Some of the outcomes in the above examples are hard to reason about manually. That shows the importance of automated tools to reason about outcomes under relaxed memory models. Counterexamples
STM algorithms in RML
Sequential consistency We first model check the STM algorithms for opacity on a sequentially consistent memory model. We find that all of DSTM, TL2, and McRT STM are opaque. The state space obtained for these STM algorithms is large as it covers every possible interleaving, where the level of atomicity is that of the hardware. Table 2 lists the number of states of different STM algorithms with the verification results under sequential consistency. The usefulness of FOIL is demonstrated by the size of the state spaces it can handle.
Relaxed memory models Next, we model check the STM algorithms on the following relaxed memory models: TSO, PSO, and RMO. We find that TL2 and McRT STM are not opaque for PSO and RMO. FOIL gives counterexamples to opacity. We let FOIL insert fences automatically until the STM algorithms are opaque under different memory models. Table 3 lists the number and location of fences inserted by FOIL to make the various STM algorithms opaque under various memory models. Note that the counterexamples shown in the table are projected to the loads, stores, and rollbacks of the transactional variables, and rfin instructions. We omit the original long counterexamples (containing for example, a sequence of loads and stores of locks and version numbers) for brevity. Currently, STM designers use intuition to place fences, as lack of fences risks correctness, and too many fences hamper performance. As FOIL takes as input a memory model, it makes it easy to customize an STM implementation according to the relaxations allowed by the memory model. Although FOIL is not guaranteed to put the minimal number of fences, we found that FOIL indeed inserts the same fences as those in the official STM implementations. 
Analysis
We note that reordering a store followed by a load, and reading own write early (due to store buffers) does not create a problem in the STMs we have studied. This is evident from the fact that all STMs are correct under the TSO memory model without any fences. On the other hand, relaxing the order of stores or loads can be disastrous for the correctness of an STM. This is because most STMs use version numbers or locks to control access. For example, a reading thread first checks that the variable is unlocked and then reads the variable. A writing thread first updates the variable and then unlocks it. Reversing the order of writes or reads renders the STM incorrect.
Implementation details
We implemented FOIL in OCaml. FOIL supports two modes: generating the state space of an STM algorithm and finding a counterexample history on-the-fly. We found it important to allow both modes in FOIL due to the following reason. The state spaces of the STM algorithms are very large. Checking for a counterexample on the fly requires to build the product automaton. The state space of the product automaton could be as large as the product of the state spaces of the STM algorithm and the TM specification. The size of the transition system of the STM algorithms is, on average, a million states under sequential consistency. The size is much bigger under highly relaxed memory models. The size of the deterministic TM specification is around 46,000 states. We found it impossible, with modest computing resources, to construct the whole product automaton or the transition system of an STM algorithm under a highly relaxed memory model using FOIL. However, FOIL could construct the transition system of the STM algorithms under sequential consistency. We then use a lightweight language inclusion tool to check whether the language of the STM algorithm is included in the language of the TM specification.
Generating the state space
We obtain the transition relation of an STM algorithm using Algorithm 6. Intuitively, the algorithm finds all states reachable from the initial state, and outputs the transition system. How FOIL handles relaxed memory models, is hidden beneath the findnext procedure. The findnext procedure takes as input an STM algorithm and a state q of the STM algorithm, and gives all transitions in the STM algorithm from the state q. Although the state space generation mode of FOIL gives the transition system for the STM algorithms under sequential consistency, the mode cannot produce the transition system for the STM algorithms under relaxed memory models. This is because the state space of an STM algorithm under a relaxed memory model can be too large to explore with modest computation speed and memory. However, many histories produced under these memory models may not even satisfy opacity. To handle this situation, we use on-the-fly verification. FOIL maintains the product automaton of the transition system of the STM algorithm and the TM specification, and tries to find counterexamples early. FOIL uses Algorithm 7 to construct the product automaton and find a counterexample to opacity. We represent the deterministic TM specification for opacity as Spec = P , p init , δ p .
We find this procedure highly successful, because counterexamples of opacity tend to be short. On observing a counterexample, FOIL suggests the location of a fence which might make the STM algorithm correct under the given relaxed memory model. On inserting the fence, the number of interleavings decreases, and thus the size of the state space decreases. We run FOIL in this mode until it takes a few minutes to find a counterexample. After that, we run FOIL in the state space generation mode. Once we obtain the state space of the STM algorithm, we can use our lightweight language inclusion tool to check whether the language of the STM algorithm is included in the specification. The interesting part is how the two modes help each other. It is not possible to reach our goal with either of the modes. The state space generation mode fails to generate the state space of an STM algorithm under a highly relaxed memory model due to the large number of interleavings. The counterexample finder mode fails to finish due to the large size of the product automaton even under sequential consistency.
Counterexample analysis
Our tool FOIL automatically inserts fences. However, FOIL does not ensure that the number of fences it inserts is minimal. We describe how FOIL chooses the place where the fence needs to be inserted.
Recall We attribute the error to the reordering allowed by s k . So, we insert a fence after the statement s k . The inserted fence is a store (resp. load) fence if s k is a store (resp. load) instruction.
Extending the verification results
We now extend the verification results for two threads and two variables to an arbitrary number of threads and variables.
Structural properties of STM algorithms
In earlier work [19] , we presented a set of structural properties for STMs on a high level alphabet. These properties are hard to directly prove with hardware level atomicity. So, we present sufficient conditions for these structural properties to hold. For the sake of completeness, we present the structural properties again in this paper.
To reduce the verification problem of STM algorithms to a finite number of threads and variables, we reason about STM algorithms in terms of the following properties. We assume a memory model M.
-An STM algorithm A is abort isolated if for every history h ∈ L(A, M), for every aborted transaction x in h, if an instruction inst of x changes the value of a global variable g and a transaction y observes the value of g before x aborts, then y aborts in the step of observing g. -An STM algorithm is pending isolated if for every history h, for every pending transaction x in h, if an instruction inst of x changes the value of a global variable g and a transaction y observes the value of g before x finishes, then y aborts. These two properties restrict the aborting and pending transactions in an STM. These properties require that if an aborting or a pending transaction changes the global state, then that change is not visible to committing transactions. We shall later use these properties to remove the aborting and pending transactions from a history. -A STM algorithm is conflict commutative if for every history h where the execution of a transactional command c 1 by thread t overlaps with the execution of a transactional command c 2 by thread u, if c 1 consists of an instructions inst 1 and inst 3 , and c 2 consists of instructions inst 2 and inst 4 such that inst 1 occurs before inst 2 in h and they conflict, and h = h 1 inst 4 inst 3 h 2 , then h = h 1 inst 3 inst 4 h 2 is also a history in the language of the STM algorithm.
We now present four structural properties of STM algorithms. We then use these properties to prove the reduction theorem for opacity. We use the above definitions to show that the STM algorithms, DSTM and TL2, satisfy these structural properties. Note that the properties are sufficient (and not necessary) conditions for the reduction theorem to hold. Let Γ be a transactional memory and let A be the corresponding STM algorithm. Let h be a history in Γ .
P1 Transaction projection We define the transaction projection of h on X ⊆ X as the subsequence of h that contains every statement of all transactions in X . The property P1 states that the transaction projection of h on X is in Γ , where X contains all committed transactions and no aborted transactions.
We should note that, however, we cannot project away a subset of the aborted transactions. This is because removing an aborted transaction may allow another aborted transaction to commit.
Lemma 1 If an STM algorithm A is abort isolated and pending isolated, then the STM Γ satisfies transaction projection.
Proof Consider an arbitrary history h ∈ L(A, M). We can divide the history h into subsequences h 1 . . . h n , where for all i, all statements in h i are committing, aborting, or pending. As the STM algorithm is abort isolated, we can remove the subsequences from h 1 . . . h n which are aborting. Moreover, as the STM algorithm is pending isolated, we can remove a subset of the subsequences which are pending. Hence, we get a new history h such that all statements in h belong to committed or pending transactions, and h ∈ L(A, M). P3 Variable projection If a transaction can commit, then removing all statements that involve some particular variables does not cause the transaction to abort. We define the variable projection of h on V ⊆ V as the subsequence of h that contains all commit and abort statements, and all read and write statements to variables in V . The property P3 states that if h has no aborting transactions, then for all V ⊆ V , the variable projection of h on V is in Γ . An STM satisfies variable projection if reading or writing a variable does not remove a conflict on other variables.
P4 Monotonicity The most important property which allows to reduce the verification property is the monotonicity in STM. Monotonicity states that if a history is allowed by the STM, then more sequential forms of the history are also allowed. Formally, let F ⊆Ôp * be the set of opaque histories with all committed and exactly one unfinished transaction. We define a function seq : F → 2 F such that if h 2 ∈ seq(h 1 ), then h 2 is sequential and strictly equivalent to h 1 . The monotonicity property for opacity states that if h = h · op, where h ∈ F , and op is not an abort, and op is an operation of the unfinished transaction in h , then for every history h 2 ∈ seq(h ), the history h 2 · op is a finite prefix of a history in Γ .
Lemma 2 If the STM algorithm A is conflict commutative, then the STM Γ is monotonic.
Proof Consider a history h = h · op produced by the STM algorithm. We want to prove that if h is opaque and h consists of all committed and exactly one unfinished transaction, then h can be sequentialized. We consider the history h . For every pair of conflicting operations, we use conflict commutativity to sequentialize the corresponding commands. As h is opaque, sequentializing the commands gives a sequential history such that the state of the STM algorithm after the sequential version of h is equivalent to the state of the STM algorithm after h . Thus, h · op is produced by the STM algorithm. Thus, Γ is monotonic.
The structural properties lead to the reduction theorem [19] which states that if an STM algorithm satisfies opacity for two threads and two variables, and satisfies the properties P1-P4, then the STM algorithm satisfies opacity for an arbitrary number of threads and variables.
Proving structural properties for STMs
We cannot prove that the STM algorithm McRT STM is abort isolated. This is because McRT STM is a direct update STM, which writes to memory during the transaction. Thus, a state change by a thread in the STM algorithm can be observed by other threads.
We note that for DSTM and TL2, the programs p r , p w , and p e and the initial state z init do not distinguish between the threads. Thus, the STM algorithms we consider satisfy the thread renaming P2 property. DSTM and TL2 satisfy P3 as they track every variable accessed by every thread independently.
DSTM
DSTM relies on a notion of ownership. If a transaction wants to read or write a variable, it first atomically sets the transaction record of the variable to itself. If another transaction wants to access the same variable, it first sets the status of the owner transaction to aborted, and reads the old value of the variable.
Abort and pending isolation An aborting or pending transaction in DSTM changes the global valuation by changing the status of other transactions to aborted. All other changes are not observable to committed transactions.
Conflict commutative DSTM uses encounter-time ownership for both reads and writes. Thus, if a transaction loads a variable before another transaction stores to the same variable, then all instructions of the txrd command can appear before all instructions of the txwr command.
TL2
Abort and pending isolation An aborting transaction x in TL2 can hold a lock and change the value of the global timestamps. If another transaction y observes that x holds the lock for some variable, y aborts. Similarly, if y observes an increment of the global timestamp by x during a read, y aborts. A similar argument holds for pending isolation.
Conflict commutative
To prove that TL2 is conflict commutative at hardware level atomicity, we need to consider the relaxed memory model. It turns out that the TL2 algorithm (shown in Algorithm 3) is not conflict-commutative under some relaxed memory models. This is because if a txend command overlaps with a txrd command, such that the store instruction in the txend command appears before the load instruction in the txrd command, it may not be possible to move all instructions corresponding to the txrd command after all instructions of the txend command. This problem goes away if we insert some fences in the RML program of the TL2 algorithm. We observe that once FOIL inserts the required fences, TL2 is indeed conflict commutative. Consider a txrd command overlapping with a conflicting txend command. If the transactional variable is loaded in txrd before the variable is stored in txend, then all instructions of the txrd command can be moved above all instructions of the txend command (otherwise the reading transaction must abort). Similarly, if the txend commands of two transactions x and y overlap, if x stores to the transactional variable before y, then all instructions in the txend command of x can be moved above all instructions of the txend command of y.
Related work
We present a brief overview of the related work in the direction of relaxed memory models and verification tools for relaxed memory models.
Formalisms for relaxed memory models
Adve et al. [1] provide a detailed description of hardware relaxed memory models. Language level memory models have been developed for Java [29] and C++ [3] . Various formalisms for memory models have been proposed in the literature [4, 7, 21, 35, 36] . Most of these formalisms provide an axiomatic definition of memory models. Architectural manuals [39, 42] also describe memory models in an axiomatic style. Operational semantics of relaxed memory models were developed by Petri et al. [4] . Their formalism captures write-to-read/write reordering used in memory models like TSO and PSO. Moreover, the formalism allows thread creation. However, it cannot express read-to-read/write relaxations found in memory models like RMO.
Verification based on axiomatic memory model specifications relies on constraint solving (like SAT solvers) to validate execution traces. As our tool is based on explicit state model checking, we find it more intuitive to define an operational semantics of relaxed memory models. Our operational semantics handles write-to-read/write and read-to-read/write relaxations, but cannot handle thread creation.
Verification tools
Model checkers like Zing [2] , SPIN [25] , KISS [33] , and CHESS [30, 32] are developed for verification of concurrent programs. These tools are built to detect races in concurrent programs. However, STM algorithms, by design, often consist of benign races. Moreover, these tools assume a sequentially consistent memory model, and miss out a whole range of interleavings that arise due to the reorderings of the instructions of a thread allowed by a relaxed memory model. Verification of concurrent data types has been attempted with theorem proving [9, 41] . These methods require a manual tedious proof construction, and assume sequential consistency. Dynamic tools [13, [15] [16] [17] for verifying atomicity and race freedom in concurrent programs have also been built. Manovit et al. [28] used testing to find errors in STM implementations. Elmas et al. [12] have built tools for runtime verification of concurrent data types. The motivation for dynamic tools is to check the correctness of a computation at runtime, and throw an exception in case of error. Dynamic tools can find errors in an STM algorithm only when the STM algorithm is used to execute a transactional program. Dynamic tools cannot be used to establish the correctness of an STM algorithm, that is, to check whether the STM algorithm is correct for all programs. However, as static analysis is tricky for real iSTM implementations, we believe that dynamic tools can be useful to check correctness properties of STM implementations at runtime. Instead of the data race specification, the specification of opacity constructed in this thesis could be used.
Burckhardt et al. [5, 6] developed CheckFence, a static verification tool for concurrent C programs under relaxed memory models. The tool requires as input a bounded test program (a finite sequence of operations) for a concurrent data type and uses a SAT solver to check the consistency and report if any fences are required. However, CheckFence cannot automatically introduce fences. We use the structural properties of STM, which allow us to consider a maximal program on two threads and two variables in order to generalize the result to all programs with any number of threads and variables. We model the correctness problem as a relation between transition systems. Moreover, our tool, FOIL, automatically inserts fences. Padua et al. [14, 27] developed mechanisms to ensure sequential consistency under relaxed memory models. However, conservatively putting fences into STM implementations to guarantee sequential consistency would badly hurt STM performance. STM programmers put fences only where necessary. Gopalakrishnan et al. [18] developed a verification tool for checking memory orderings for small programs.
STM Verification
Recent work has addressed verification in the context of transactional memories. Tasiran [40] verified the correctness of the Bartok STM. The author manually proves the correctness of the Bartok STM algorithm, and uses assertions in the Bartok STM implementation to ensure that the implementation refines the algorithm. This work is orthogonal to ours, as we focus on automated techniques to prove the correctness of TM algorithms. Cohen et al. [8] model checked STM applied to programs with a small number of threads and variables, against the strong correctness property of Scott [37] . Further, they studied safety properties in situations where transactional code has to interact with non-transactional accesses. Guerraoui et al. [19, 20] presented specifications for strict serializability and opacity in STM algorithms and model checked various STMs. All these verification techniques in STMs assumed sequentially consistent execution and the atomicity of STM operations like read, write, and commit.
Conclusion
We address the verification issues related to STM implementations on real multiprocessors. First of all, we presented a formalism to express STMs and their correctness properties at the hardware level of atomicity under relaxed memory models. We illustrated our formalism by specifying common STMs such as DSTM, TL2, and McRT STM; memory models such as total store order (TSO), partial store order (PSO), and relaxed memory order (RMO); and correctness criteria such as opacity. We then presented a tool, FOIL, which automatically checks the correctness of STMs under fine-grained hardware atomicity and relaxed memory models. FOIL can automatically insert load and store fences where necessary in the STM algorithm description, in order to make the STMs correct under various relaxed memory models. We plan to extend our work to more complicated software memory models, such as Java [29] , which further relax the order of memory instructions.
